关于Verilog中移位表达式out<={out[2:0],in}的详解
verilog \u79fb\u4f4d\u95ee\u9898\u7b2c\u4e00\u6bb5\u7a0b\u5e8f delay_value <= delay_value << 1;\u5728\u6bcf\u4e2aclk\u7684\u4e0a\u5347\u6cbf\u90fd\u6267\u884c\u4e00\u6b21\uff0c\u65e0\u8bbasda\u4e3a\u591a\u5c11
\u7b2c\u4e8c\u6bb5\u7a0b\u5e8f \u53ea\u6709\u5f53SDA==1 \u5728clk\u7684\u4e0a\u5347\u6cbf\u6267\u884cdelay_value <= {delay_value[6:0],1'b1};
verilog\u4e2d\u79fb\u4f4d\u64cd\u4f5c\u7b26\u53f7\u67092\u79cd\uff0c\u5206\u522b\u662f\u201c>\u201d\u53f3\u79fb\u4f4d\u8fd0\u7b97\u7b26\u3002
\u683c\u5f0f\u5982\u4e0b\uff1aa>n\u3002\u5176\u4e2d\uff0ca\u4ee3\u8868\u8981\u79fb\u4f4d\u7684\u64cd\u4f5c\u6570\uff0cn\u4ee3\u8868\u8981\u79fb\u51e0\u4f4d\u3002\u4e24\u79cd\u8fd0\u7b97\u65b9\u5f0f\u90fd\u75280\u6765\u586b\u8865\u79fb\u51fa\u7684\u7a7a\u4f4d\u3002
\u79fb\u4f4d\u64cd\u4f5c\u7b26\u5bf9\u5de6\u8fb9\u7684\u64cd\u4f5c\u6570\u8fdb\u884c\u5411\u5de6\u6216\u5411\u53f3\u7684\u4f4d\u79fb\u4f4d\u64cd\u4f5c\uff0c\u7b2c\u4e8c\u4e2a\u64cd\u4f5c\u6570\uff0c\u79fb\u4f4d\u4f4d\u6570\u662f\u65e0\u7b26\u53f7\u6570\uff0c\u9075\u5faa\u7684\u64cd\u4f5c\u89c4\u5f8b\u662f\u201c\u5de6\u79fb\u65f6\u5148\u8865\u540e\u79fb\uff0c\u53f3\u79fb\u65f6\u5148\u79fb\u540e\u8865\u201d\u3002
\u5728\u8fdb\u884c\u79fb\u4f4d\u8fd0\u7b97\u65f6\uff0c\u5e94\u5f53\u6ce8\u610f\u79fb\u4f4d\u524d\u540e\u53d8\u91cf\u7684\u4f4d\u6570\u3002\u5982\u679c\u64cd\u4f5c\u6570\u5df2\u7ecf\u5b9a\u4e49\u4e86\u4f4d\u5bbd\uff0c\u5219\u8fdb\u884c\u79fb\u4f4d\u540e\u64cd\u4f5c\u6570\u6539\u53d8\uff0c\u4f46\u662f\u5176\u4f4d\u5bbd\u4e0d\u53d8\u3002
\u6269\u5c55\u8d44\u6599
verilog HDL\u8fd0\u7b97\u7b26
1\u3001\u903b\u8f91\u8fd0\u7b97\u7b26\uff1a&&\u903b\u8f91\u4e0e\uff1b||\u903b\u8f91\u6216\uff1b\uff01\u903b\u8f91\u975e\u3002
2\u3001\u5173\u7cfb\u8fd0\u7b97\u7b26\uff1a\u5927\u4e8e\u3001=\u5927\u4e8e\u7b49\u4e8e\u3002
3\u3001\u7b49\u5f0f\u8fd0\u7b97\u7b26\uff1a==\u7b49\u4e8e\u3001!=\u4e0d\u7b49\u4e8e\u3001===\u7b49\u4e8e\u3001!==\u4e0d\u7b49\u4e8e\u3002
4\u3001\u79fb\u4f4d\u8fd0\u7b97\u7b26\uff1a>\u53f3\u79fb\u4f4d\u3002
5\u3001\u4f4d\u62fc\u63a5\u8fd0\u7b97\u7b26\uff1a{a1\uff0ca2\uff0ca3.......}
6\u3001\u7f29\u51cf\u8fd0\u7b97\u7b26\uff1a\u5148\u5c06\u64cd\u4f5c\u6570\u7684\u7b2c\u4e00\u4f4d\u4e0e\u7b2c\u4e8c\u4f4d\u8fdb\u884c\u4e0e\u3001\u6216\u3001\u975e\u8fd0\u7b97\uff0c\u7136\u540e\u5c06\u7ed3\u679c\u4e0e\u7b2c\u4e09\u4f4d\u8fdb\u884c\u4e0e\u3001\u6216\u3001\u975e\u8fd0\u7b97\uff0c\u4f9d\u6b21\u7c7b\u63a8\uff0c\u76f4\u81f3\u6700\u540e\u4e00\u4f4d\u3002
\u53c2\u8003\u8d44\u6599\u6765\u6e90\uff1a\u300aVerilog\u6570\u5b57\u7cfb\u7edf\u8bbe\u8ba1\u6559\u7a0b \u3010\u7b2c3\u7248\u3011\u300b \u590f\u5b87\u95fb \u7f16\u8457 \u5317\u4eac\u822a\u7a7a\u822a\u5929\u51fa\u7248\u793e
\u7b2c4\u7ae0 \u8fd0\u7b97\u7b26\u3001\u8d4b\u503c\u8bed\u53e5\u548c\u7ed3\u6784\u8bf4\u660e\u8bed\u53e5 4.4 \u79fb\u4f4d\u8fd0\u7b97\u7b26
\u53c2\u8003\u8d44\u6599\u6765\u6e90\uff1a\u767e\u5ea6\u767e\u79d1--Verilog HDL
移位寄存器,out<={in,out[3:2]}; 如果in是一位，out是4位（out[3:0]）的话，那么左右位数不一致，只会报警告，会
out[3] 不变
out[2] = in;
out[1] = out[3];
out[0] = out[2];
绛旓細杩欏湪鐢佃矾涓婃槸鎻忚堪绉讳綅瀵勫瓨鍣紝姣斿out<={in,out[3:1]}; 杩欐槸鍦ㄥ皢out[3:0]鍙崇Щ涓浣嶏紝鑸嶅純鏈浣庝綅out[0]鍚屾椂楂樹綅绉诲叆in銆
绛旓細鏅曟锛屼綘鍏堟墿澶1024*1.3=1331鍊嶏紝鐒跺悗宸︾Щ鍗佷綅灏辫浜嗐傛湁绮惧害鎹熷け
绛旓細绠楁湳宸︾Щ鍙崇Щ浠ｈ〃淇濈暀绗﹀彿浣嶄笉鍔ㄣ傞昏緫宸︾Щ鍙崇Щ浠ｈ〃涓嶇绗﹀彿浣嶏紝鏁翠綋鍋氱Щ鍔ㄣ備簩鑰鐨鍚箟瀹屽叏涓嶅悓銆備緥濡傦細// The following operators will shift a bus right or left a number of bits./// ...Right shift and maintain sign bit Verilog:Verilog HDL鏄竴绉嶇‖浠舵弿杩拌瑷(HDL:Hardware Description ...
绛旓細闄ゆ硶鍙互鐢绉讳綅瀹屾垚銆備綘闇瑕鐨a/b鍙互鍐欐垚 (a>>3)+(a>>4)+(a),灏卞彲浠ュ畬鎴愪笂寮忕殑杩愮畻浜
绛旓細鍦╮epeat璇彞涓紝鍏惰〃杈惧紡閫氬父涓哄父閲忚〃杈惧紡銆傚鏋滃惊鐜鏁琛ㄨ揪寮忕殑鍊间笉纭畾锛屽嵆涓簒鎴杬鏃讹紝閭ｄ箞寰幆娆℃暟鎸0澶勭悊銆備笅闈㈢殑渚嬪瓙涓娇鐢╮epeat寰幆璇彞鍙婂姞娉曞拰绉讳綅鎿嶄綔鏉ュ疄鐜颁竴涓箻娉曞櫒銆倃hile璇彞鐨勬牸寮忓涓嬶細while寰幆鎵ц杩囩▼璧嬪艰鍙ョ洿鍒板埗瀹氱殑鏉′欢涓哄亣銆傚鏋滄潯浠惰〃杈惧紡鍦ㄥ紑濮嬩笉涓虹湡锛堝寘鎷亣銆亁浠ュ強z锛夛紝閭ｄ箞...
绛旓細涓銆佹剰鎬濅笉鍚 1銆&&锛氫唬琛ㄩ昏緫涓庛2銆&锛氫唬琛ㄤ笌闂ㄨ繍绠(鎸変綅涓)銆備簩銆佽绠楁柟寮忎笉鍚 1銆&&锛5'b10000 && 5'b10001 缁撴灉涓1銆2銆&锛5'b10000 & b'b10001 缁撴灉涓5'b10000銆
绛旓細锛佹槸閫昏緫杩愮畻绗︼紝濡傛灉鎿嶄綔浣嶄笉鍙槸涓浣嶆暟锛屽簲灏嗘搷浣滄暟浣滀负涓涓暣浣撴潵瀵瑰緟锛屽嵆濡傛灉鎿嶄綔鏁版槸鍏0.灏辩浉褰撲簬閫昏緫0锛屽彧瑕佹湁涓浣嶆槸1锛屽氨鐩稿綋浜庨昏緫1.杩欓噷4鈥榖0101 鐩稿綋浜庨昏緫1锛屽彇鍙嶈嚜鐒朵负0.寤鸿浣犵湅涓涓嬬帇閲戞槑鐗鐨鏁板瓧绯荤粺璁捐涓verilogHDL锛堢涓夌増锛...
绛旓細Verilog璇硶瑙勫畾蹇呴』浣跨敤鏁板兼垨甯告暟琛ㄨ揪寮鏉ュ畾涔夊悜閲鐨浣嶅鍜岄樀鍒楃殑瑙勬ā銆俈erilog鈥1995涓姹備笂杩拌〃杈惧紡蹇呴』涓虹畻鏁版搷浣溿俈erilog鈥2001涓彲浠ヤ娇鐢ㄥ嚱鏁帮紝鎴愪负甯告暟鍑芥暟銆備粬鐨勬暟鍊煎湪缂栬瘧鎴栬缁嗘弿杩颁腑琚‘瀹氥12銆佸鍔犱簡鏂囦欢杈撳叆杈撳嚭鎿嶄綔 Verilog鈥1995涓湪鏂囦欢鐨勮緭鍏/杈撳嚭鎿嶄綔鏂归潰鍔熻兘闈炲父鏈夐檺锛屾枃浠舵搷浣滅粡甯稿熷姪浜...
绛旓細鏉′欢鎿嶄綔绗︽牴鎹潯浠琛ㄨ揪寮忕殑鍊奸夋嫨琛ㄨ揪寮忥紝褰㈠紡濡備笅锛歝ond_expr ? expr1 : expr2 濡傛灉cond_expr 涓虹湡(鍗冲间负1 )锛岄夋嫨expr1 锛涘鏋渃ond_expr 涓哄亣(鍊间负0 )锛岄夋嫨expr2 銆傚鏋 cond_expr 涓簒 鎴杬 锛岀粨鏋滃皢鏄寜浠ヤ笅閫昏緫expr1 鍜宔xpr2 鎸浣嶆搷浣滅殑鍊硷細 0 涓0 寰0 锛1 涓1 寰1 锛屽叾 浣...
绛旓細绾跨綉琛ㄧず鍏冧欢涔嬮棿鐨鐗╃悊杩炵嚎,瀹 涓嶈兘瀛樺偍鏁版嵁銆傜嚎缃戞槸琚┍鍔ㄧ殑,鍙互鐢ㄨ繛缁祴鍊兼垨鎶婂厓浠剁殑杈撳嚭杩炴帴鍒扮嚎缃戠瓑鏂瑰紡缁欑嚎缃戞彁渚涢┍鍔,缁欑嚎缃戞彁渚涢┍鍔ㄧ殑璧嬪煎厓浠跺氨鏄滈┍鍔ㄦ簮鈥,绾跨綉鐨勫肩敱椹卞姩婧愬喅瀹氥傚鏋滄病鏈夐┍鍔ㄦ簮杩炴帴鍒扮嚎缃,绾跨綉鐨勭己鐪佸间负Z銆 verilog鍏辨湁11绉嶇嚎缃戠被鍨:wire tri wor trior wand triand trireg...
